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Abstract — Continuous conduction mode power factor 
correction (PFC) without input current measurement is a 
step forward with respect to previously proposed PFC 
digital controllers. Inductance volt-second (vsL) 
measurement in each switching period enables the 
estimation of input current, but an accurate compensation 
of the small errors in the measured vsL is required. 
Otherwise, they are accumulated over a half-cycle line, 
leading to an appreciable current distortion. A vsL 
estimation is proposed, measuring the input (vin) and the the 
output voltage (vo). Discontinuous conduction mode (DCM) 
occurs near input line zero crossings, and is detected by 
measuring MOSFET vds too. This article analyzes the 
current estimation error caused by errors in the on-time 
estimation and voltage measurements, and proposes the 
minimization of vsL errors by cancelling the difference 
between estimated DCM (ࢀࡰ࡯ࡹ࢏࢔࢘ࢋ࢈) and real DCM (ࢀࡰ࡯ࡹ࢏࢔ ) 
times with a signal (vdig), generated in the digital device. 
Therefore, the current estimation is calibrated using digital 
signals during the operation in DCM. Feedfoward coarse 
time error compensation is carried out with the measured 
delay of the drive signal, and then a fine compensation is 
achieved with a feedback loop that adjusts vdig. 
Experimental results are shown for a 1 kW boost PFC 
converter. 
Keywords —Digital control, power factor correction, 
sensorless control, digital error compensation, feedfoward 
control, feedback control. 
I. INTRODUCTION 
Some advantages that motivate the use of digital 
control in PFC stages include: reduction of discrete 
components, reduction of size, reduction of sensitivity to 
parameter tolerances, ease of controller implementation 
and extension of its performance limits. For this reason, 
current sampling in high-frequency Switched-Mode 
Power Supplies (SMPS) is an issue in which many 
authors often pay attention. A resistive sensor is the 
common adopted solution for current sampling. This 
resistor causes power losses and a hot spot in the 
converter. The resistance is defined according with the 
reference voltage, sensitivity and noise immunity of the 
circuitry which operates with the sensed current [1]. With 
regard the analog to digital converter (ADC) speed, the 
ADC that samples the current must have much higher 
bandwidth than the voltage ADCs. Different current 
estimation techniques based in voltage measurements are 
presented in [2-4] and in [5] for multiphase converter 
applications. For PFC application, approaches like [6-13] 
eliminate some of the traditionally required analog to 
digital conversions. 
Similar to [14], DCM operation is used; near input line 
zero crossings, to correct vsL estimation in PFC stages 
without measuring the input current (iin). 
The proposed controller avoids the need of current 
sensing which affect the PFC capabilities (power losses, 
noise, etc.). It is based on previous works [6, 7] where an 
input current (iin) estimator removes the current sensor 
and ADC. With this solution, the PFC designer does not 
have to pay attention to the current sensor and the 
controller design. 
This paper is organized as follows. A brief overview of 
the input current estimation without current sensor and 
the accumulated vsL estimation error due to drive’s 
signals delays and differences between the estimated 
inductance and the real one are described in section II. 
Section III shows estimation errors due to errors in data 
capture voltage which are due to tolerances and offsets in 
the voltage measurement circuits (resistors, ADC, etc.), 
and the resolution of vsL estimation. A digital 
compensation of these errors is described in section IV 
supported with simulation results. Experimental results 
are presented in section V. Conclusions are given in 
section VI. 
II. CURRENT ESTIMATION WITHOUT CURRENT SENSOR 
The digitally input current rebuilding (iinreb) concept, 
based on input and output voltage measurement, was 
presented in [6]. Equations (1) and (2) represent the boost 
converter input current finite difference equations during 
ON and OFF time respectively, where ݒ௜௡௔ௗ௖ and ݒ௢௔ௗ௖ are 
the input and output voltage digital value, respectively. 
Tclk is the clock period and L is the inductor value. The 
symbol k represents the present clock period. 
݅௜௡௥௘௕ሾ݇ ൅ 1ሿ ൌ ݅௜௡௥௘௕ሾ݇ሿ ൅ ௩೔೙ೌ
೏೎ሾ௞ሿ
௅ ௖ܶ௟௞   (1) 
݅௜௡௥௘௕ሾ݇ ൅ 1ሿ ൌ ݅௜௡௥௘௕ሾ݇ሿ ൅ ௩೔೙ೌ
೏೎ሾ௞ሿି௩೚ೌ೏೎ሾ௞ሿ
௅ ௖ܶ௟௞  (2) 
 
The estimated current iinreb, is processed by a digital 
version of the peak non-lineal carrier (NLC) control 
described in [15]. As is shown in Fig. 1, iinreb corresponds 
with the real input current iin under ideal conditions. The 
duty cycle in each switching period j is represented by 
d[j], vm[k] is the value of the carrier signal. The drive 
signal on/off is generated with a switching period Tsw. 
Since the system is not ideal, there are errors in the 
inductance volt-seconds (vsL) estimations due to: 1) the 
drive signal’s delays, 2) the difference between the 
estimated inductance value and the real one and 3) 
voltage data errors due to the tolerances of the voltage 
  
dividers and quantization process. Those errors are 
accumulated over the half-line cycle. The effect of the 
drive signal’s delays is theoretically analyzed in the 
Appendix I of [6], where it is demonstrated that the most 
critical error is due to the difference between the ON-to-
OFF (ton-off) delay and the OFF-to-ON delay toff-on), 
which causes the ON-time modification in each switching 
period defined as ton = ton-offtoff-on. A positive value 
of ton represents a effective duty-cycle applied to the 
real input current higher than the one used to estimate the 
input current, and vice-versa. 
 
Fig. 1. Digital signals vm[k] and iinreb[k] compared with the analog 
real input current iin in ideal conditions. 
 
Fig. 2. Digital signals vm[k] and iinreb[k] compared with the analog 
real input current iin with drive signal’s delays. The on/off signal is the 
output of the digital device, and vgs the MOSFET gate to source voltage. 
According to Fig. 2, a current estimation error is 
defined for a switching period j as iinerror[j] = iin(jTsw) – 
iinreb[j]. The error iinerror[j] accumulated in n switching 
periods (iinerror[n]) is given by (3): 
݅௜௡௘௥௥௢௥ሾ݊ሿ ൌ ∑ ௩೚ሾ௝ሿ௅ ∆ݐ௢௡ሾ݆ሿ
௝ୀ௡
௝ୀଵ     (3) 
 
Assuming continuous conduction mode operation, the 
accumulated current error is iinerror[nu] at the end of the 
half-line cycle (Tu), being nu the parameter that represents 
the total number of switching periods over Tu (nu=Tu/Tsw), 
݅௜௡௘௥௥௢௥ሾ݊௨ሿ ൌ ௏೚௅ ೠ்ೞ்ೢ ∆ݐ௢௡ ,   (4) 
 
considering a constant output voltage Vo, and a constant 
ON-time error ton over Tu. This accumulated current 
error does not depend on the load. 
A circuit that measures the drive signal’s delays 
followed by a coarse compensation of the NLC algorithm 
is presented in [7]. The time resolution of the 
measurement of these delays depends on clock period 
(Tclk) of the digital device. 
In the case of ideal PFC operation in CCM, i.e. with 
the current estimation error totally compensated, a 
difference between the estimated inductance value (Lest) 
and the real one (L) would result in a difference between 
the estimated current ripple and the real one, not causing 
distortion in the average current over a switching period 
because the L factor affects equally to equations (1) and 
(2) as it is shown in Fig. 3. Although the ratio given by 
(5), iinreb/iin≠1, it is constant over a half utility period (Tu). 
݅௜௡௥௘௕ሾ݆ሿ ൌ ݅௜௡ ௅௅೐ೞ೟ .    (5) 
 
The PFC output voltage loop guarantees the desired 
output voltage (vo) and correct the estimation error caused 
by the difference between L and Lest. 
 
 
Fig. 3. Digital signals vm[k] and iinreb[k] compared with the analog 
real input current iin when the estimated inductance (Lest) and the real 
inductance (L) are different. on/off signal is the output signal of the 
digital device. 
III.  ERRORS IN DATA CAPTURE OF VOLTAGE ACROSS THE 
INDUCTOR 
Input and output voltage data have a LSB resolution 
(in Volts) represented by qinadc and qoadc, respectively, 
given by (6). The condition to guarantee no distortion in 
the input current averaged over the switching period 
<iin>Tsw, is (7), 
ݍ௜௡௔ௗ௖ ൌ ௩೔೙௩೔೙ೌ೏೎;   	ݍ௢
௔ௗ௖ ൌ ௩೚௩೚ೌ೏೎    (6) 
ݍ௜௡௔ௗ௖ ൌ ݍ௢௔ௗ௖ ൌ ௩೔೙௩೔೙ೌ೏೎ ൌ
௩೚
௩೚ೌ೏೎  ,    (7) 
neglecting ADC errors caused by conversion offset and 
non-linearity. 
The current estimation accumulates an error over the 
half utility period (Tu) if (7) is not fulfilled, resulting in 
input current distortion. Therefore a current estimation 
error is generated each switching period because 1 LSB 
does not represent the same voltage for the input and 
output voltages. 
A difference between qinadc and qoadc is caused due to 
errors in the ADCs, tolerances in the resistor divider used 
to sample the input and output voltage, noise, ADC 
offsets, etc. Taken the output voltage bin (qoadc) as 
reference, the error in the input voltage data (vinadc) 
expressed in volts, is given by vinerror= vin - vinadcqoadc. 
While condition (7) is not fulfilled, there is a current 
estimation error each switching period j (iinerror[j]) 
depicted in Fig. 4. The parameter nu represents the total 
number of switching periods over Tu (nu=Tu/Tsw) 
݅௜௡௘௥௥௢௥ሾ݊ሿ ൌ ∑ ௩೔೙
೐ೝೝ೚ೝሾ௝ሿ
௅௙ೞೢ
௝ୀ௡
௝ୀଵ      (8) 
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On the other hand, the same analysis is performed if 
the output voltage bin (qinadc) is taken as reference and 
defining the error in the output voltage data (voadc) as 
voerror= vo – voadcqinadc, the value of the current error 
accumulated in n switching periods is given by: 
݅௜௡௘௥௥௢௥ሾ݊ሿ ൌ െ∑ ௩೚
೐ೝೝ೚ೝሾ௝ሿ
௅௙ೞೢ
௝ୀ௡
௝ୀଵ ሺ1 െ ݀ሾ݆ሿሻ    (9) 
 
 
Fig. 4. Digital signals vm[k] and iinreb[k] compared with the analog 
real input current iin under errors in data capture of voltage across the 
inductor. on/off signal is the output signal of the digital device. 
 
In order to quantize the current error value, Table I 
shows the dependence of the current error at the end of 
the half-line cycle, iinerror[nu], for the two possibilities. At 
first, with a peak error in the input voltage data ෠ܸ௜௡௘௥௥௢௥ ൌേ1LSB when the output voltage bin value (qoadc) is taken 
as reference. The second possibility is for a constant error 
in the output voltage data voerror = ±1LSB taken as 
reference qinadc. The values presented in the Table I are 
obtained with (8) and (9) for a in a boost converter whose 
parameters are L = 1 mH, Vin = 230 VRMS (50 Hz) Vo = 
400 Vdc, fsw = 70 kHz. 
The waveform of this error accumulated in n switching 
periods (iinerror[n]), is given by (8) and (9), and it is shown 
over a half-line cycle (Tu) (blue line) in Fig.5. 
 
TABLE I.  
AMPS RESOLUTION OF ][ u
error
in ni  
 ][ u
error
in ni  
ADC bits ࢂ෡࢏࢔ࢋ࢘࢘࢕࢘ ൌ±1 LSB voerror = ±1LSB 
10 ±2.94 A ∓2.39 A 
11 ±1.47 A ∓1.19 A 
12 ±0.73 A ∓0.60 A 
13 ±0.36 A ∓0.30 A 
14 ±0.18 A ∓0.15 A 
 
IV.  COMPENSATION OF THE CURRENT ESTIMATION 
ERRORS  
The accumulated current error, generated by the error 
in data capture of input and output voltages vin and vo, and 
expressed by (8) and (9) is similar to the current error 
waveform due to the drive signal’s delays [6, 7] and 
expressed by (3), i.e. both are volt-second errors. This 
circuit adapts the drain-to-source voltage with a resistor 
divider and a signal diode to obtain a digital signal (vdsdig) 
which indicates the real on-to-off and off-to-on transitions 
in the converter (Fig. 6). 
 
Fig. 6. Auxiliary circuit to adapt the drain-to-source voltage as a 
digital signal. Comparison with on/off signal. 
 
The digital controller compares the on/off signal with 
vdsdig signal to measure the ON-time modification in each 
switching period (ton) and modifies the NLC algorithm 
 
 
Fig. 5. Accumulated current error in each switching period is represented by iinerror[n].Left: Error in the input voltage data. Right: Error in the 
output voltage data. 
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as is presented in [7], being a coarse high frequency 
feedforward compensation  of the volt-second errors. The 
resolution of the ton measurement depends on the clock 
period of the digital device and the minimum error is 
±Tclk/2. For the Boost parameter values presented before 
and, a clock period of 10 ns (±Tclk/2= ±5 ns) causes a 
current error at the end of the half line cycle, iinerror[nu] = 
±1.40 A. Selecting Nbits =14 bits of resolution in the 
ADCs, the current error dependence on voltage 
measurement error is around one order of magnitude 
more precise than the sensitivity to the drive signal`s 
delays using a 100 MHz clock frequency.  
 
 
(a) 
 
(b) 
Fig. 7. Simulation results: Difference between estimated DCM time 
in iinreb ( ஽ܶ஼ெ௜௡௥௘௕) and real DCM time in iin ( ஽ܶ஼ெ௜௡ ) when a drive signal’s 
delay. (a) Ton = -5 ns is applied. (b) Ton = +5 ns is applied.  
 
Fig 7 shows the current waveforms of the controller 
assuming the ideal behavior of the ADCs for the input 
and output voltage measurements, and with a time 
compensation error of ±Tclk/2= ±5 ns (highest resolution 
for the feedforward compensation). The variables i+in, i-in, 
and <iin>Tsw represent the peak, valley and average values 
of iin in each switching period, respectively; while i-inreb 
represents the estimated valley input current calculated in 
each switching period. 
Due to the limitation of the compensation resolution 
and the feedforward nature of the algorithm the zero 
current estimation error is not assured. A feedback 
control with fine compensation and higher resolution is 
applied to fully correct the current estimation error. Using 
a digital signal vdig, the digital voltage that emulates the 
output voltage voadc is modified, resulting in voadc* that is 
used to rebuilt the input current in equations (1) and (2). 
The proposed feedback compensator varies vdig injecting a 
current error compensation with finer resolution than the 
achieved with the feedfoward time compensation. 
ݒ௢௔ௗ௖∗ ൌ ݒ௢௔ௗ௖ ൅ ݒௗ௜௚                          (7) 
This feedback loop is presented in [16] to compensate 
the parasitic elements effect in the input current 
estimation. At the same time, the feedback loop corrects 
estimation errors due to the Tclk/2 resolution of the ton 
measurement  
Discontinuous conduction mode DCM appears near 
input line zero crossings when the on/off signal duty-
cycle is limited. The estimated input current iinreb, has an 
estimated DCM time, defined as ( ஽ܶ஼ெ௜௡௥௘௕). Accumulative 
current error causes a distortion in the input current iin. 
Therefore, as is shown in Fig. 7, a difference between 
஽ܶ஼ெ௜௡௥௘௕ and the real DCM time in iin ( ஽ܶ஼ெ௜௡ ) appears. An 
auxiliary circuit, is implemented to detect the DCM 
condition in the real input current iin. This circuit 
compares the output voltage vo, with the MOSFET drain-
to-source voltage vds, during OFF time. In CCM operation 
vds = vo during the whole OFF time, but not in DCM. Two 
digital signals, DCMiin and DCMiinreb, are active during 
the DCM times ஽ܶ஼ெ௜௡  and ஽ܶ஼ெ௜௡௥௘௕, of the real and rebuilt 
current, respectively. 
The current estimation error leads to ஽ܶ஼ெ௜௡  ≠ ஽ܶ஼ெ௜௡௥௘௕ 
reducing the power factor value. The iinreb controller 
captures DCMiin and DCMiinreb and, measures and 
compares ஽ܶ஼ெ௜௡  and ஽ܶ஼ெ௜௡௥௘௕. A time error ஽ܶ஼ெ௘௥௥௢௥, is 
expressed in equation (8). 
஽ܶ஼ெ௘௥௥௢௥ ൌ ஽ܶ஼ெ௜௡௥௘௕ െ ஽ܶ஼ெ௜௡                      (8) 
 
So an indirect measurement of the current estimation 
error is obtained by measuring the difference between 
஽ܶ஼ெ௜௡  and ஽ܶ஼ெ௜௡௥௘௕. If ஽ܶ஼ெ௘௥௥௢௥ < 0 (Fig. 7a), then iinreb > iin, 
and it is necessary to decrease the value of ݒௗ௜௚. With 
this, a current compensation error iinerror positive (Fig. 5) 
is injected and iin increases its value. On the other hand, if 
஽ܶ஼ெ௘௥௥௢௥ > 0 (Fig. 7b), then iinreb < iin, and it is necessary to 
increase the value of ݒௗ௜௚ in order to inject current 
compensation error iinerror negative. When ஽ܶ஼ெ௘௥௥௢௥ = 0, the 
current estimation error is compensated and as a result of 
it, the current distortion is minimized. 
Fig. 8 shows the PFC waveforms with a correct current 
estimation for a boost converter with L = 1 mH, Vin = 230 
VRMS (50 Hz) Vo = 400 Vdc, fsw = 70 kHz and output 
power of 480 W. The time compensation error is ton = + 
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5 ns and the feedback loop sets vdig = 8 LSB (qinadc = 
0.0289 V/bit). In this situation, there is no difference 
between estimated DCM time in iinreb ( ஽ܶ஼ெ௜௡௥௘௕) and real 
DCM time in iin ( ஽ܶ஼ெ௜௡ ). 
 
 
(a) 
Fig. 8. Simulation results: DCM time in iinreb ( ஽ܶ஼ெ௜௡௥௘௕) and real DCM 
time in iin ( ஽ܶ஼ெ௜௡ ) are matched when ton = + 5 ns and the feedback loop 
sets vdig = 8 LSB (qinadc = 0.0289 V/bit). 
V. EXPERIMENTAL RESULTS 
Laboratory experiments that illustrate the behavior of 
the auxiliary circuit that captures the drain-to-source 
voltage and the performance of the error compensation 
have been carried out with a 1 kW Boost converter. Fig. 9 
shows a schematic diagram of the power converter, the 
digital device and the analog part of the control, whose 
parameters are presented in Table II. The power stage 
reactive components are: L = 1 mH, C = 220 F, and the 
switching frequency is fsw = 70 kHz. The input voltage is 
Vin = 230 Vrms (50 Hz), and the output voltage is Vo = 400 
Vdc. The MOSFET and diode used to build the power 
stage were a IRFP27N60K from International Rectifier 
and a RHRP860 from Fairchild Semiconductor, 
respectively. A custom inductor of the required value was 
built using a soft-saturation core, Kool-m 77110 to 
increase the CCM operation for a large load range. A 2nd-
order ad-hoc  analog to digital converter as described 
in [3] and [5] is used to measure the output voltage. For 
the input voltage a 10 bits TLV1572 commercial ADC 
from Texas Instruments has been used to minimize 
nonlinearities in the input voltage data. 
Figure 10 shows the waveforms of the auxiliary circuit 
implemented to adapt vds as a digital signal. Drain-to-
source voltage is a high voltage pulsated waveform with 
400 to 0 Vdc and 0 to 400 Vdc steps. The MOSFET 
parasitic elements cause non ideal transients. The off-to-
on transition is presented in Fig. 10a, where the event in 
vdsdig coincides with the valley value of the real input 
current (iin). The on-to-off transition is shown in Fig. 10b. 
In this situation a time delay exists between the vdsdig 
event and the real transition. This delay causes an 
additional current distortion that is corrected with the 
feedback loop. 

Fig. 9. Schematic diagram of the Boost PFC converter 
TABLE II.  
CONVERTER CONTROL PARAMETERS 
Rin1 = Ro1 1 MΩ 
Rin2 = Ro2 10.7 kΩ 
Rds1 1 MΩ 
Rds2 10.7 kΩ 
Dds 1N4148 
Rrc 2.2 kΩ 
Crc 6.8 nF 
Comparators MAX942 
Digital Device XC3S200E FPGA 
 
 
(a) 
 
(b) 
Fig. 10. Waveforms of the auxiliary circuit implemented to adapt vds 
as a digital signal (a) Off-to-on and (b) On-to-off transition. 
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Fig. 11. Value of the duty cycle modification (ton) due to drive’s 
signal delays over the half line cycle. 
 
The on-time modification (ton) due to drive’s signal 
delays over the half line cycle is shown in Fig. 11 for 
different loads (480 W and 960 W). These delays are 
function of the MOSFET gate resistor value, drain current 
and the MOSFET parasitic elements. With the auxiliary 
circuit shown in Fig. 6, the value of ton is measured each 
switching period and the NLC algorithm is compensated 
instantaneously,. 
Figure 12 shows the case  ஽ܶ஼ெ௘௥௥௢௥  > 0, then iinreb < iin 
while Fig. 13 corresponds to the opposite case  ஽ܶ஼ெ௘௥௥௢௥  < 0  
and iinreb > iin,. In both cases the output power is Po = 
480W. In the first case the measured power factor is 
0.967, and 0.944 for the second case. It can be observed 
that the experimental results are in agreement with 
simulation results presented in Section IV. 
Figures 14, 15, and 16 show the steady-state input 
current, when the feedback control with digital 
compensation acts and DCM times are matched, under 
different load conditions (970, 805 and 330 W, 
respectively). The input current takes a sinusoidal shape 
when ஽ܶ஼ெ௘௥௥௢௥  ≈ 0, and the measured power factor and 
THD of the input current values are presented in Table 
III.  
The time evolution of the ஽ܶ஼ெ௘௥௥௢௥ value under a load 
step down (970-640 W) is shown in Fig. 15. After the 
error value peak that occurs when the load step is applied, 
the fine error feedback loop modifies the vdig amplitude, 
compensating the ஽ܶ஼ெ௜௡  and ஽ܶ஼ெ௜௡௥௘௕ difference reaching a 
steady state condition with ஽ܶ஼ெ௘௥௥௢௥ ൌ 0. 
 
 
Fig. 12. Experimental results. Input voltage vin, real input current iin 
waveforms and digital signals DCMiin and DCMiinreb for  ஽ܶ஼ெ௘௥௥௢௥ > 0, 
then iinreb < iin. 
 
 
Fig. 13. Experimental results. Input voltage vin, real input current iin 
waveforms and digital signals DCMiin and DCMiinreb for  ஽ܶ஼ெ௘௥௥௢௥ < 0, 
then iinreb > iin  
 
 
 
Fig. 14. Experimental results (970 W). Input voltage vin, real input 
current iin waveforms and digital signals DCMiin and DCMiinreb for  
஽ܶ஼ெ௘௥௥௢௥ ≈ 0, then iinreb ≈ iin 
 
 
Fig. 15. Experimental results (805 W). Input voltage vin, real input 
current iin waveforms and digital signals DCMiin and DCMiinreb for  
஽ܶ஼ெ௘௥௥௢௥ ≈ 0, then iinreb ≈ iin 
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Fig. 16. Experimental results (323 W). Input voltage vin, real input 
current iin waveforms and digital signals DCMiin and DCMiinreb for  
஽ܶ஼ெ௘௥௥௢௥ ≈ 0, then iinreb ≈ iin 
 
TABLE III.  
EXPERIMENTAL RESULTS: OUTPUT POWER, POWER FACTOR AND 
THD OF THE INPUT CURRENT FOR DIFFERENT LOAD CONDITIONS. 
EUROPEAN GRID 
Input 
Voltage 
Output 
Voltage 
Input  
Power 
Power 
Factor THDi 
230 VRMS 400 Vdc 
970 W 0.998 6.5 %
805 W 0.997 6.4 %
643 W 0.996 8.0 %
480 W 0.995 9.0 %
323 W 0.991 10.1 %
 
 
Fig. 17. Experimental results. ஽ܶ஼ெ௘௥௥௢௥ ൌ 0 time evolution under a 970 
to 640 W load step down.  
VI. CONCLUSIONS 
An universal current sensorless controller for Boost 
PFC stages operating in CCM has been presented. 
Uncompensated drive signal’s delays as small as 5 ns 
(minimum time compensation error) and voltage 
acquisition errors, accumulated over half the utility 
period, distort the input current and reduce the power 
factor value. 
The effects of the drive signal delays and input and 
output voltage measurement errors in the input current 
estimation have been analyzed and compensated by the 
combination of feedforward and feedback strategies that 
modify the MOSFET on time and the acquired output 
voltage respectively. A single digital signal acquired from 
the MOSFET drain-to-source voltage drop is used by 
both feedforward and feedback compensators.  
The error between the estimated and actual DCM 
intervals close to the zero crossing of the input voltage is 
a key variable in the feedback strategy to accurately 
correct the error in the estimation of the input current and 
the consequent distortion. 
The feedback compensation successfully generates a 
digital signal that provides the acquired output voltage 
with a resolution as fine as required to fully compensate 
the inductor volt-second estimation error. Experimental 
results show a boost PFC converter under different load 
conditions achieving high power factor with a reliable 
performance. 
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